This paper presen s a novel technique and a practical algorithm for the selection of state registers for partial scan. Our m del uses implicit techniques for FSM traversal to identi non-controllable state registers. Noncontrollability of re isters is evaluated by a systematic analysis of the state tra sitions and the encoding of the undertify non-controllab e and dificult-to-control flip-flops, but also exploit the inf rmation of the unreachable states to judiciously select the minimum number of scan registers for high fault coverage. The effectiveness of our technique is illustrated over a lar e set of MCNC and ISCAS benchmarks. The results demons rate the superiority of our method over conventional state-fthe-art scan register selection techniques in terms of h gher fault coverage achieved by selecting fewer partial seen registers. lying FSM. By usi 1 our approach, we can not only iden-
I. INTRODUCTION
Over the years, ttempts to automate test generation for sequential circuits ave been pursued extensively. These attempts have met wi h varying levels of success. Automatic test generation (A G ) has generally had difficulties with large sequential cir uits. Because of such limitations, various design for testa ility techniques have become common practice in industry The full scan technique has been developed to simplify the problem of testing a sequential circuit by converting i into a combinational one. This enables the application of c 1 mbinational test generation algorithms, such as the D-algo 'thm [20] , PODEM [ l l ] and FAN [lo] , on such circuits. lthough the testing problem is simplified, the area and erformance of the circuit are adversely affected due to the ecessary circuit modifications required to accommodate th complete scan chain. This also results in unacceptable len ths of the resulting tests, due to extensive serial shifting vf test patterns and responses.
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This work has been su ported in part by a grant from NSF under contract NO. MIP-9613864 P scan design. However, the key problem in partial scan design is the selection of scan registers. A lot of research has been devoted to define the criteria to guide the selection of the scan memory elements. These techniques are based on i) testability analysis [23] , ii) test pattern generation [ 11 [17] , iii) structural analysis [4] [ 151 [5] , and iv) fault oriented and cost analysis based approach [6] , etc. All of the above mentioned techniques have met with some measure of success but have their respective limitations.
Partial scan methods based on testability analysis, use controllability, observability [ 121, and sequential depth as measures of circuit testability. Flip-flops with poor controllability measures are selected for scan. Trishler [23] describes a method whereby flip-flops which are not easily controllable are included in the incomplete scan path. Limitations: the effectiveness of this method depends entirely on testability analysis, which (depending on the heuristics) may not accurately model the problems faced during test generation [2] .
In partial scan method based on structural analysis [4] [24], the sequential circuit is transformed into a directed graph, whose vertices represent flip-flops, primary inputs and outputs, and whose arcs represent the combinational paths. Heuristics are used to select a minimal set of flipflops that eliminate the cycles in the graph. The premise behind this approach is based on the assumption that flipflops in a loop are hard to control and observe. Limitations: such techniques operate on the network topology and do not explicitly analyze the behaviour of the sequential circuit. Thus, there is no guarantee that the selected scan elements are the most non-controllable, which may lead to the selection of scan registers which do not provide sufficiently high fault coverage [ 141.
In the partial scan methods based on test generation [ 11 [17] , tests are first generated for a large number of faults. Then, for each undetectable (or aborted) fault, a set of flipflops is found, such that making those flip-flops observable and controllable makes the fault detectable. The incomplete scan path then utilizes a minimal subset of memory elements which influenced the easy detection of as many faults as possible. Limitations: such techniques incorporate the cost of test generation as well as the cost of calculating minimal sets of registers to scan, and are thus computationally intensive. Also, this technique relies heavily on test generators. Use of an unsophisticated test generator that aborts too many faults may result in some unnecessary scan registers. Thefault oriented partial scan design approach [6] is also test generator dependent. Structural analysis of the circuit is enhanced by focusing on the untestable and aborted faults. Thus, it also suffers from the above drawbacks.
Considering the fact that the above techniques do not consider the cost of scan design in selecting scan flip-flops, an optimization based approach [5] was presented that formulates the problem of selecting partial scan registers as an optimization problem. Based on this idea, a tool called OPUS [5] was developed which is actively used in both academia and industry. However, the testability criteria for selection of scan flip-flops is based on testability heuristics such as the SCOAP controllability/observability measures or on structural parameters of the circuit such as the number of cycles in the graph, the length of directed cycles, etc. Thus, this approach also suffers from the limitations outlined above.
Recently, Xiang et al. [25] suggested that breaking all the cycles in the graph may not be necessary, since some of the cycles do not influence the complexity of test generation significantly. Using logic simulation to obtain a large subset of the valid states, they presented algorithms that exploit the circuit state information to identify those cycles in the graph that complicate test generation significantly. Corresponding flip-flops that break these cycles were selected for partial scan. Subsequently, they proposed another technique to select scan flip-flops by observing the states traversed by the test generator. The testability improvement potential (TIP measure) for each flip-flop was defined which indicates the potential for testability enhancement if a flipflop is scanned. Flip-flops with high TIP measures were selected as scan elements. Even though logic simulation may not identify all the valid states, it was shown that the partial valid state set still provides sufficient information for effective scan flip-flop selection.
In this paper, we present a new approach to the partial scan problem that thoroughly analyzes the behaviour of the sequential circuit and its state encoding so as to evaluate the non-controllability factors of the state registers. To analyze the behaviour of the underlying FSM of the sequential circuit over the complete state space, we use implicit techniques for FSM traversal. Using implicit state enumeration, we implicitly exercise all the state transitions and visit all the states in the reachable state set of the machine. We use the state information thus obtained to identify the most noncontrollable state registers. We propose an algorithm and present the results which clearly demonstrate the superiority of our technique over the conventional state-of-the-art scan register selection techniques.
The paper is organized as follows. The next section highlights the contribution of this paper and indicates how and why our approach is different from other partial scan approaches. Section I11 describes the motivation behind this work. Section IV describes a comprehensive method to select scan registers using implicit FSM traversal techniques. In Section V a new algorithm, SIMPSON, is proposed and the results are presented in Section VI. To conclude, Section VI1 points out possible future work.
CONTRIBUTION OF THIS RESEARCH
In this paper, we present a comprehensive approach to analyze the sequential behaviour of a circuit to accurately evaluate the non-controllability of flip-flops in order to make a judicious choice of scan registers. It is well known that testability of a sequential circuit depends on its state transition behaviour and its encoding [18] [25] [14] . Thus, in order to accurately assess the non-controllability factors of the flip-flops, we need to thoroughly analyze the behaviour and the encoding of the underlying FSM of the circuit. Implicit state enumeration is a technique that can be exploited to analyze the behaviour of the sequential circuit for testing purposes.
Our model to evaluate the controllability measures of flip-flops is based on a systematic behavioural analysis of the underlying FSM of a sequential circuit, rather than on empirical models or speculative estimates of noncontrollability of flip-flops. Using this method, we accurately evaluate the non-controllability of flip-flops by determining exactly what values can or cannot be stored, or are difficult to store in the state registers. By doing so, we not only target the untestable faults due to state unreachability of the machine, but also the difficult-to-test faults caused by difficult-to-control flip-flops. The values observed in the flip-flops during the implicit FSM traversal (the states of the flip-flops), are used as flip-flop controllability measures to support testability analysis. The experimental results clearly demonstrate the superiority of our approach over conventional state-of-art partial scan design approaches in terms of higher fault coverage by selecting fewer state registers for partial scan.
Implicit state enumeration techniques using BDDs have been researched extensively over the recent years and are well understood [9] [22] [8] [7] . It is to be noted that implicit state enumeration is just used as a tool to analyze the sequential behaviour of the FSM in order to evaluate the non-controllability of flip-flops, and as such is not a subject of this paper.
MOTIVATION
Consider the circuit shown in Fig. 1 ters the set a, it remains within cy, and arly, this sort of a behaviour of the sequential circuit manifests itself in llability of register rg. This, in turn, terms of the non sitions and the encoding) is used for the selection of scan registers. It becomes clear, however, that the state transition information and the encoding of a sequential circuit are important factors in determining non-controllability of the state registers. Motivated by the above observation, we investigated how the analysis of the behaviour of the underlying FSM of the circuit could help us to assess its testability measures. Specifically, in order to select the best possible set of scan flip-flops in a systematic non-greedy fashion, we can use this analysis to:
1. identify non-controllable flip-flops, 2. identify difficult-to-control flip-flops, and 3. exploit the information about the unreachable (or illegal) states.
IV. SCAN REGISTER SELECTION USING IMPLICIT STATE ENUMERATION
There have been a few attempts to use implicit state enumeration to analyze the circuit behaviour and exploit it for testing purposes. Cho et. al.
[8] used implicit state enumeration for test generation and redundancy identification. They used implicit state enumeration to perform reachability analysis and used this information during the state just$cation and state differentiation phases of test generation. Long et. al.
[16] also proposed a BDD-based method to enumerate the unreachable states and used this information to identify the sequentially untestable faults. However, none of the above works targeted the partial scan problem.
We shall now present a method to select partial scan reg-isters that uses implicit state enumeration to analyze the circuit's behaviour. By carrying out reachability analysis on the circuit, not only do we manage to enumerate the reachable and unreachable states, but also pin-point the noncontrollable and difficult-to-control flip-flops. We use this flip-flop controllability information to correctly target the registers to be scanned for partial scan design.
A. Non-controllable Registers: Missing Transitions
Consider the state transition diagram of our example circuit shown in Fig. 2(a) (SI : r 2 = 1) -+ (So : 7-2 = 1,Sz : r 2 = 0) -+ (S3 : ~2 = 0) + (S4 : r 2 = 0,Sg : r 2 = 0).
Notice that register r 2 can change its value from 1 to 0;
i.e. it is possible to get a falling transition (1 + 0) at the output of r2. However, a rising transition (0 + 1) is missing. In other words, once r 2 gets the value 0, it can never obtain the value 1. Thus, register r2 is unsettable to logic value 1 from logic value 0. If certain registers cannot make some transition, then it may not be possible for a test generator to justify the values in the registers during its state justification phase. This, in turn, may render some faults sequentially untestable. Such registers are surely good candidates for scan.
B. Difficult-to-Set Flip-Flops
Hartanto et. al. [ 131 had suggested that identifying the states that are difficult to traverse by the test generation tools can significantly speed up test generation for sequential circuits. They proposed a method to identify those flip-flops which were difficult to control. They defined the difficultto-set flip-flops as follows:
DeJnitionIVI It was indicated that the method to identify difficult-to-set flip-flops was dependent on the test generator used. Also, to identify these difficult-to-set flip-flops they had to modify the circuit by creating a primary output at each flip-flop. The difficult-to-set flip-flops were identified by running a deterministic test pattern generator on the modified circuit and observing the values at the output of each flip-flop.
We now present a method to identify such difficult-toset flip-flops without any circuit modifications. Also, our model to identify difficult-to-set flip-flops does not depend on any test generator. While implicitly enumerating the reachable states of a circuit, for each register, we evaluate the largest number of states successively traversed in a sequence, for which the flip-flops do not change their values. In other words, for each register, we record the length of the longest sequence of Os and 1s (whichever is greater), which indicates the difficulty in setting a flip-flop to a particular value. To find such difficult-to-set flip-flops, we define a term, degree of unsettability of a flip-flop. Scanning such difficult-to-set flip-flops, identified by their degree of unsettability, would help in detecting the difficult-to-test faults. The reason for this can be explained as follows: If a test generator has to justify a value in a register, say a value of 1, and it encounters a backtrack path of a long sequence of Os, then it may have to backtrack many time frames in search for a value 1. In doing so, it may abort such faults and classify them as difficult-to-test, which may lead to a reduced fault coverage.
C. Sequentially Untestable Faults: Targeting the Illegal
Knowledge of state space is known to be quite useful in causing early backtracks in test generation. Test generators often spend a significant amount of time on undetectable faults as they eventually have to backtrack a large subset of the state space in order to prove that the values in the registers can not be justified due to the unreachable states. A powerful technique for proving the undetectability of the faults is the identification of illegal states. Formal methods [9] [22] [8] , and other recent approaches based on BDDs [16] are widely used to identify illegal states. After computing the reachability information using implicit state enumeration on an FSM, all the reachable states are stored implicitly in a BDD. Complementing this BDD results in the set of all the unreachable states.
We shall now use the information on the unreachable states to target the selection of scan flip-flops. Fig. 3 enumerates all the unreachable states of an MCNC benchmark example e z l . All these states are stored implicitly using a BDD which represents the characteristic function of this set of unreachable states.
It is clear from the list of all the unreachable states that the FSM traversal, both rising and falling transitions on each register are recorded. If a register is found to be missing a transition, that register is selected for scan. Also, during the FSM traversal the degree of unsettability (length of the longest sequence of Os or Is, whichever is greater) for each memory element is recorded. After all the reachable states are enumerated, the unreachable states are computed. From this set of unreachable states, the state variables are now ordered in terms of the decreasing order of their degree of unateness. If the degree of unateness of two or more registers is the same, they are differentiated by their degree of unsettability. Thus, the algorithm lists the memory elements of a sequential circuit in decreasing order of the degree of their non-controllability with the most non-controllable memory element at the top of the list.
States
The above algorithm was programmed within the VIS [3] toolset. VIS provides a robust platform for performing reachability analysis using symbolic image computations. 
VI. ANALYZING THE RESULTS
Results depicted in Tab. I1 are impressive. For almost all examples, SIMPSON suggests a better set of registers to scan than OPUS. Specifically, SIMPSON selects fewer scan registers than OPUS does, but still provides a higher fault coverage. For benchmarks false, ~1488, s344 and s820, OPUS and SIMPSON select the same number of registers for scan. However, SIMPSON selects different registers than OPUS and provides higher fault coverage. For benchmark ~1494, OPUS and SIMPSON select the same registers for scan and hence their testability statistics are identical. The benchmark s420 is an easily testable machine and SIMPSON indicates that all the flip-flops are controllable. OPUS also does not select any register for scan in this example. For benchmark s838, VIS was unable to completely traverse the FSM because of computer memory limitations. The set of reachable states was too large to be compactly represented by a monolithic BDD. In all other cases SIMP-SON selects fewer registers for scan than OPUS and provides higher fault coverage. For none of these benchmarks does SIMPSON produce worse results than OPUS. The results clearly indicate the superiority of our approach over the optimization-based approach used by OPUS.
A. Limitations of SIMPSON
SIMPSON, however, suffers from all the drawbacks associated with implicit state enumeration techniques using BDDs. For very large circuits, BDDs suffer from the "state explosion problem" as large sets of reachable and unreachable states have memory requirements exponential in the size of the support set. Also, the CPU time used by SIMP-SON can be a limiting factor in evaluating the scan flipflops for very large circuits. As can be observed from Tab. 11, the processing time used by OPUS is a small fraction of that used by SIMPSON. The excessive CPU time required by SIMPSON can be attributed to the iterative reachability computations performed while state enumeration. Use of dynamic variable ordering methods to limit the increase in the size of BDDs can further enhance the computation time.
VII. CONCLUSIONS AND FUTURE WORK
The approach used by SIMPSON is still quite greedy. It does not take into account correlations between the registers. By scanning a register, it may become possible for us to indirectly control other registers. Scanning such indirectly controllable registers would be unnecessary. Thus, a straight-forward extension to SIMPSON would be the incorporation of a technique that analyzes latch correlations. 
